An Efficient Parallel Structure for ΣΔ Modulators for use in High Speed Switching Power Amplifiers.
In: Proceedings of 2007 European Conference on Circuit Theory and Design, 26th - 30th August 2007, Sevilla, Spain.
Switching amplifiers using Sigma-delta modulators have proven to be highly efficient but require high switching speeds. Implementing complete digital systems at the switching
speed has prevented their use in higher speed applications. In
this paper we propose a methodology for the parallelisation of
sigma-delta modulators allowing for the partition of the switching amplifier into a low-speed and high speed sections.
This will enable switching amplifiers to be used effectively at higher frequencies, and specifically for wireless applications.
Conference or Workshop Item
||Copyright Notice "©2007 IEEE. Reprinted from Proceedings of 2007 European Conference on Circuit Theory and Design Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE." http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4529695&isnumber=4529518
||Power amplifiers; Sigma-delta modulation; Complete digital systems; High speed switching power amplifiers; Parallel structure.
||Faculty of Science and Engineering > Electronic Engineering
Dr. Ronan Farrell
||25 May 2009 16:15
Repository Staff Only(login required)
||Item control page