Modelling and Design of High-Order Phase Locked Loops.
In this paper a new stable high order Digital Phase Lock Loop (DPLL) design technique is proposed. This technique uses linear theory to design the DPLL. The stability of the DPLL is guaranteed by placing a restriction on the system gain. This stability boundary is found by transforming the system transfer function to the Z-domain and plotting the root locus of the LPLL for values of gain where all the system poles lie inside the unit circle. The max value of gain where all the poles lie inside the unit circle is the stability boundary. It is shown that the stability boundary of the LPLL is comparable to the stability boundary of the
DPLL. Finally where the above Bessel filter system produces slow lock, gear shifting of the DPLL components is considered. This allows the DPLL to start off with a wide loop bandwidth and switch to the narrow bandwidth once the system has locked.
Conference or Workshop Item
||Copyright 2004 Society of Photo-Optical Instrumentation Engineers. This paper was published in [add journal or proceedings bibliographic information] and is made available as an electronic reprint with permission of SPIE. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper are prohibited.
||Digital Phase Lock Loop,
||Faculty of Science and Engineering > Electronic Engineering
Dr. Ronan Farrell
||29 Jun 2007
Repository Staff Only(login required)
||Item control page