McEvoy, Paul and Farrell, Ronan
Built-In Test Engine For Memory Test.
In this paper we will present an on-chip
method for testing high performance memory
devices, that occupies minimal area and retains full
flexibility. This is achieved through microcode test
instructions and the associated on-chip state
machine. In addition, the proposed methodology
will enable at-speed testing of memory devices. The
relevancy of this work is placed in context with an
introduction to memory testing and the techniques
and algorithms generally used today.
Conference or Workshop Item
||Copyright ÃÂ© 2005 IEEE.Â Â Reprinted fromÂ (relevant publication info).
This material is posted here with permission of the IEEE. Such permission
of the IEEE does not in any way imply IEEE endorsement of any of NUI
Maynooth ePrints and eTheses Archive's products or services.Â Internal or
personal use of this material is permitted.Â However, permission
for creating new collective works for resale or redistribution must be
obtained from the IEEE by writing to firstname.lastname@example.org.
By choosing to view this document, you agree to all provisions of the
copyright laws protecting it.
||BIST, memory, at-speed, DFT
||Science & Engineering > Electronic Engineering
Dr. Ronan Farrell
||04 Jul 2007
||IEEE: Institute of Electrical and Electronics Engineers
Repository Staff Only(login required)
||Item control page