Zanini, Francesco and Mickael, Soudan and Farrell, Ronan
Methodology for Minimizing Mismatches in Time-Interleaved ADCs.
This presentation describes a technique mitigating the impact of timing mismatches in timeinterleaved
analog-to-digital converters (ADCs). The systems signal-to-noise and distortion ratio (SINAD) and spurious-free dynamic range (SFDR) are increased by controlling the selection order of the channels ADCs in combination with oversampling and consecutive filtering. The proposed method
requires only knowledge of the relative level of timing mismatch between the channel ADCs though not the precise magnitude of the mismatch. The impact of timing mismatch on the SINAD and advanced selection ordering schemes are discussed. Moreover, simulation results are presented
comparing the figures of merit of existing techniques.
Repository Staff Only(login required)
||Item control page