Methodology for Minimizing Timing Mismatch in Time-Interleaved ADCs

Zanini, Francesco and Soudan, Michael and Farrell, Ronan (2007) Methodology for Minimizing Timing Mismatch in Time-Interleaved ADCs. In: 15th IMEKO TC4 International Symposium and the 12th Workshop on ADC Modelling and Testing, 2007.

[img] Download (254kB)

Share your research

Twitter Facebook LinkedIn GooglePlus Email more...

Add this article to your Mendeley library


This paper describes a technique mitigating the impact of timing mismatches in timeinterleaved analog-to-digital converters (ADCs). The systems signal-to-noise and distortion ratio (SINAD) and spurious-free dynamic range (SFDR) are increased by controlling the selection order of the channels ADCs in combination with oversampling and consecutive filtering. The proposed method requires only knowledge of the relative level of timing mismatch between the channel ADCs though not the precise magnitude of the mismatch. The impact of timing mismatch on the SINAD and advanced selection ordering schemes are discussed. Moreover, simulation results are presented comparing the figures of merit of existing techniques.

Item Type: Conference or Workshop Item (Paper)
Keywords: ADC Francesco Zanini Mismatch correction
Academic Unit: Faculty of Science and Engineering > Electronic Engineering
Item ID: 742
Depositing User: Francesco Zanini
Date Deposited: 17 Oct 2007
Publisher: CTVR
Refereed: Yes

Repository Staff Only(login required)

View Item Item control page

Document Downloads

More statistics for this item...